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Abstract Section two gives an overview of design rule checking
VLSI algorithms are complex, dynamic, specialized, operations and discusses the representation of design
demanding CPU and memory. To support such dynamic rules in XML. Section three presents an overview of the
computing demands, it is necessary to employ a scalable architecture responsible for algorithm execution and
system. which can be easily adapted and extended to run discusses how it can be used to support scalable and
newer VLSI algorithms. This paper describes the design distributed implementations. Section four details the
of a distributed object-oriented Design Rule Checker execution architecture and its implementation. This is
(DRC). focusing on its implementation methodology. It followed by an assessment of the results, depicting
also proposes the use of XML to describe technology weakness and advantages of XML and distributed
design rues. These rules were executed on a distributed implementations. At the end, several conclusions are
00 structure. The paper also shows that by using presented.
programmable scripts that carry out a modular
encapsulated structure, a robust and adaptable system 2. Specifying Design Rules
can be obtained.
2.1. Design Rule Checking
Design rules usuaIly specify minimum track width, track
1. Introduction separation, and the extension of one layer to another,
Computer Aided Design (CAD) tools, or more targeting the formation of an active element. Design rule
specifically, Electronic Design Automation (EDA) tools verification is based on elementary boolean operations
must cope with projects which go beyond the limitations (AND, OR, XOR), applied on physical layout masks.
of current computers. For example, small-sized circuits These masks are described using a set of geometric
for today's standards, with approximately 50.000 to forms which usuaIly are rectangles, as shown in Fig. I.
200.000 transistors, may require a few hours to run
algorithms such as DRC and Circuit Extraction. High- ~ . ~ t
end circuits which are two orders of magnitude larger, ."j-"",- ~
would require from hundred to thousand hours to Wffff~ -t
.
process. To attain results in a feasible time, the only Sngle Spacing ~ Layer A
solution is to distribute algorithm execution among W//////~ LayerA ~
distinct machines. The paraIlelization of this class of I/// / C( / / / "' Layer B Layer B
.Coverproblems has been addressed in several papers and books " " ~" " " " " " 'J [1][2][3][4]. ~~" "" ~ Layer B LayerA
..Spacing Extenslon
Scalable tools can be created by applymg techmques of
distributed objects. However, powerful workstations, Fig.l: Design Rule Checking (DRC) rules
capable of carrying out the processing of more complex
tasks, are scarce. In the days of desktop computing, the The operation of design rule checking usually implies on
cornmonplace is the availability of a group machines the verification of forty to seventy different design rules,
with limited resources rather than powerful workstations. where each design rule has to be applied to hundreds of
Nevertheless, if the resources of these machines were put thousands or miIlions of polygons. Each design rule can
together to perform a complex task, the performance be broken into a set of elementary tasks and each task
could be similar, or even better, to the performance of a can have a different set of dependencies to be solved.
powerful and expensive workstation. Each task can be considered independent from others at
A difficult task can usually be broken down into simpler the levei of design rules. However, in order to have an
tasks, and each task can be assigned to a machine. efficient solution, it is necessary to analyze other aspects
Independent tasks can be carried out at the same time, of the problem, such as differences of complexity among
decreasing the total processing time. tasks. These could lead to an unbalance of the
This paper proposes an architecture to face the scaling paraIlelization, and also to operation trashing, that is,
chaIlenge for VLSI algorithms. A distributable structure performing the same operation many times.
is capable to scale to dimensions of larger circuits by The DRC problem is characterized by the transfer of a
partitioning among a cluster of computers. This structure sub-set of the data structure (the layers involved in a
can support several VLSI algorithms and is particular design rule) to each processor, prior to the start
prograrnmable using a XML [5] script. Exemplifying of the verification of a design rule. Usually, DRC is
this architecture, this paper presents the implementation performed hierarchically and incrementally, that is,
of distributable DRC algorithm. usually DRC is not applied to the entire layout, but to a
cell or a group of cells" Additionally, cells that were pseudolayer elements corresponds to pipeline stages of
checked previously and were not affected by any alI design rules in the script" Each pseudolayer has
modification do not need to be checked again" This attributes, which identify the boolean operation and the
implies that the communication setup problem is not so inputs (layers or pseudolayers)" The rule element has
large as it could look at a first sight" On the other hand, attributes, which identify the rule and the pseudolayer
a DRC operation on the flattened circuit may require a corresponding to the rule pipeline output" The following
transfer of hundreds of thousands of polygons (the data picture illustrates how the XML script corresponds to a
structure) prior to the start of a particular rule check" hierarchy of elements"
Fortunatel y , DRC o p erations on the flattened circuit are t .c 12.
< ecno name= Iroo >
rare" Moreover, even this situation can be broken into <~yers>
" -<~yer k!gend=.Poly. ~y.name=.CPOL '1>
dlstmct tasks" <Iayer k!gend='Tox" lay.name=.CTOX.I>
<Iayer legend=.Welr lay-name='CNWrl>
2.2. Describing the Design Rules using XML <ilayers>
<drc>
This paper proposes the use of a XML document to <pseudolayers>
describe technolo gy desian rules XML is a scri
p t <pseudolayerpseudolay.name=.Gate.>
o -<pand ~y.ref2=.Po~ ~y.ref1=.Tox.l>
language and a XML document is a database in text <ipseudolayer>
format. XML elements, described in a XML file, are <ipseudolayers>
. d . h - h l -
k E h 1 <ruk!s>
orgamze m a lerarc y, 1 e a tree" ac e ement ,- d t ' W IIWdth =20 ' ~ <ru~ escrlp M)n= e I >-
described in XML has a set of attributes, which identifies value=.20' type=.Width.
- d 1 - f th 1 A XML rule.name=.WW20. var=.Well.>
lt, an a so can contam a set o o er e ements" <iruk!>
description forms a tree where each element can have ~~~s>
zero or more descendants- <extrator>
An element describing the fabrication technology is the <iextrator>
root of the XML script" The tree is composed by a set of <itecno>
layer elements, a set of verification rules (drc element) Fig. 3: XML hierarchy of design rule script
and a set of electrica1 rules (extractor element)" A layer is
a leaf el"em~nt and is ~dentified by a narne- " 3. Architecture Overview
The val1datlon of deslgn rule presumes the executlon of a The DRC t 1 d 1 d t be - t ted " t.-00 was eve ope 0 m egra m 0 a
boolean operatlon on one or more layers, generatlng
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one or two mputs and one output. Each stage executes a b " t . ld 1 1 1 d h .
t t" -ecause 1 yle s a oose y coup e arc 1 ec ure"
boolean operatlon" The mputs are layers or pseudolayers Inte ated tools $: 0 " 1 tr .
a11." " õ. l' r ID1croe ec omc are usu y
and the output IS a pseudolayer" The wldth rule IS composed b th t - f -a1 -
d od 1" y e aggrega lon 0 specl lze m u es
executed on the plpel1ne output, fimshmg the rule. Flg" 2 de 1 d b 1 1 I t t .
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1 ustrates lS plpe me" ..
demands a flexlble system, capable of easy adaptatlon to
I pipeline severa1 specifications" This requires a software isolation
0'7 output 1 b --"
~ / ayer etween the mtellace and the several modules" The
~ NOT "' ///' isolation layer is partitioned into two main parts, one for
A! , "':4 ! "/ control and another for data- The control p art transfers
: lNotA ~ - i i I AND commands between the mterface and the each module-
'stage 1 '
. 1 ~ The data connection provides a correspondence between
NotAAndB Widlt1"~~ the inte~a1 representation of the model and the visual
! + presentatlon of the data"
, Cover
B stage 2
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I ct -!
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~ Layer A <pseudolayer pseudolayer-name=.NotAAndB.> Fig. 4: Model- View.Control (MVC) Architecture
[77J <pand lay.ref1=.NotA.lay.ref2=.B.I>
k:L:J Layer B <ipseudolayer>
Cover <rule description=.cover.. value=.2. type=.Cove'. The MVC paradigm organizes the software architecture
rule.name=.C2' var=.NotAAndB.I> .in three distinct components, encompassing the user
ScnptXML -~ - 1 d -
1 fFig. 2: Rule pipeline mtellace, oper~tlOn contro an mterna structure o a
system" The vlew component concentrates on the user
interface, responsible for data presentation and user
The drc element is composed by a set of pseudolayer interaction with this data" In this tool, it enables the
elements and a set of rule elements" The set of edition of a physicallayout mask- The user interface can
issue a DRC check command and present the result as shows that task parallelism is not enough to obtain
graphical error marks. The control component process efficiency. Macpherson divides the execution of one
the DRC check command, traversing the XML design task among several processors, perforrning load
rule script and issuing a stream of requests to the model balancing. As a result, it supports the execution of DRC
component. The control parses the XML script and of very large circuits. The architecture depicted on Fig. 6
assembles a collection of basic operations that are proposes a partition where execution load can be
queued on a task list. The control pumps these tasks to distributed among several machines.
the model component according to an operation strategy
that may vary between lumped and distributed models.
The model component encapsulates the internal structure
representing the physical layout model. The model
component offers a set of basic operations that can be
used to perform several algorithms as DRC check,
circuit extraction, mask edition or layout compression.
The result depends on the combination of the operations
ordered by the control component. The model
component reacts to each request received from the Fig. 6: Distributed architecture
control by generating, removing of modifying model
elements. The model can also send elements to the view The proposal for a distributed architecture is effected
for presentation. based upon a philosophy of minimum intervention in the
original architecture. The existing MVC paradigm is
4 Execution Architecture unfolded for the formation of a three layer system,
A single com;uter can execute the rule driven algorithm k~ep.ing ..ay~ut editing in the client, the control for ~k
sequentially, scheduling non-pending tasks one at a time. dlStrI~ut.lon m the ~entral layer, and the model runmng
The Fig. 5 represents the execution flow on a single the d~strlbuted al!?onthm. .
machine implementation. Notwithstanding, the original The !mplementatlo~ was br~ken m steps. The first step
MVC architecture can be modified for distributed conslsts of separatmg the vlew from all the rest. Thus,
execution by replication of model nodes. the architecture is broken in two modules, a module
client and a module server. Notice that Fig. 7 splits the
single machine architecture in two parts, concentrating the user interface
into a client machine, leaving the server with the core
~ hOW result algorithm processing. The transmission of control
~~odel messages and data is effected through the network.
Vlew Control
r:t1l il/\L!.!J B !contror\ ~ Bt7 t6 t5 t4 t3 12 execute View i \ Control control .Model
rule task queue respons;'
+ \ -í 1
Client \ dataj! Server
Fjg. 5: Sequential DRC executlon ',,---/
" network
4.1. Distributed Architecture Fjg. 7: Client.Server Model
To make the architecture distributed, the isolation layer
was restructured so that the communication between the The second step consists of dividing the server module
interface and the modules was performed remotely. into two modules: a central control and a server. A three-
Parallelizing the algorithm follows from the analysis of tier model, as illustrated in Fig. 8, allows a loosely
design rules, which deterrnine which tasks can be coupled architecture where model and control are
executed concurrently and the dependencies among independent modules. Consequently, the control remains
them. That information can be specified in the design in the central module and the model in the server. The
rules file, so that its interpretation deterrnines parallel messages from the control to the model, and from the
sequences of tasks. model to the view are transmitted through the network.
Each design rule can be represented by a set of simple
k.tw k networoperatIons. The DRC tool analyses the rules and creates /. ye or //
a set of tasks to be executed. Some of these tasks are í \
independent from each other, while other depends on the Contro\
results of already executed tasks. Control I !
Previous work shows how the combination of data \ i i
parallelism and task parallelism can be used to \\ i Se~er
implement design rule verification [ I] [2] .Macpherson ntral C~;ol ~~ [I] describes how it is possible to divide DRC ex cution
in tasks, which can be executed simultaneously. It also Fjg. 8: Three- Tier Model
After the conclusion of the second step, three distinct be executed. The wait queue contains objects waiting
software layers are obtained: client, centra1 control, and for resources and the ready queue contains objects that
server. For the client and the centra1 control, there is do not depend on anything any more. When a task needs
only one module for each, notwithstanding, there can be the result of another task, the corresponding object is
severa1 server modules. Thus, the central control has the a11ocated in the waiting queue. If the task is an operation
objective of distributing the physical layout model between primitive layers, there are no dependencies, then
among several server modules, according to computer the object is allocated in the ready queue. Moreover, an
availability. Additionally, the centra1 control divides the execution queue is necessary for executing tasks. This
algorithm into separate tasks, and delegates the queue reflects busy processors, a1located to rule
execution of each task to a server computer. execution. When a task ends, the corresponding object is
removed from the execution queue, and another task is
4.2. Task Dependency Graph allocated to the processor. The scheme in Fig. 10 shows
In the concentrated version of the DRC, the XML file an example of para11el execution using two processing
that describes the design rules is executed sequentially, modules.
in the order specified by the script. On the other hand, in
the distributed version of the DRC, the script parser -+ masks
generates a set of objects that represent the tasks. If a
task depends on another one, the corresponding objects
keep connections that reflect the dependency.
Objects corresponding to tasks keep a dependency l8sks
relationship, which can be represented by a directed
graph. The diagram shown in Fig. 9 demonstrates this
representation, where graph nodes correspond to layers
and pseudolayers. Tasks dependence
The analysis of the dependency graph is useful to III tasks 5 masks 2 workstalions I
determine task scheduling and the beginning of the
execution of the algorithm can be taken as an example. ~y 11121314151 ready G
Let us suppose that there are five tasks to be executed, .
and that there are just three computers available. The wail 161718191101111 w311 [!I!EG
choice of the three tasks can be made in a random []] r:T:lmanner or it can be made by observing the dependencies execulion execulion ffi
h E h k h ... If .Queues afler execulion of tasks
grap .ac tas can ave an executlon pnonty .SIX Qu befo . [I 2 3 4] T--L- [5 6] . eues re execuuon stan .., .,~ .are now execuung
tasks depend on the execution of task A and four depend
on task B, task A must have a higher priority than task B. Fig.l0: ParalIel DRC execution
Thus, task scheduling can take into account a priority
order. The use of more elaborated heuristics for task The centra1 control defines a thread that mana(tes the
scheduling may result in improving algorithm efficiency. resources, synchronized by two monitors. One.'of the
A proper task ordering tends to reduce the tota1 monitors controls the liberation of the processors and it
algorithm execution time. is incremented every time that a processor ends its
execution, and is decreased every time that a task is
allocated to a processor. Initia1ly, this monitor is
incremented for every available processor. Another
monitor controls the ready task queue and it is
dlh incremented every time there is a new task to be
executed and it is decreased when a task is allocated to a
processor.
When the central controller invokes the fIrst object of the
ready queue, this object initiates a resource server
process. This object is a producer for the centra1
~~~~g controller and it is a consumer for the server. To make
the object play these two roles, it implements the pattern
Observer [7]. The consumer monitors the producers,
which produce the necessary data to execute the task
associated to it. Dependency interaction between several
F. 9 T k D d G h tasks is exemplified in Fig. 11. The producer keeps a listIg. : as epen ency rap ..
of Its consumers. When a task executlon ends the
producer signals the operation termination to all
4.3. Process Control consumers that are observing. It also notifies the central
The central control manages the resources based upon control1er for task synchronization. When a consumer is
three object queues, where the objects represent tasks to ready, it notifies the controller. Once the central
controller receives this notification, it promotes the delay can match to task turnarounds, manifolding
consumer to the ready queue. completion time. Object transport involves memory
image serialization. Serialization consists of turning
object contents into a data stream suitable for transfer
and reconstitution in a different representation or
location. Transmission of object streams is a costly
operation.
The serialization process implies in an extra cost, added
to both sides of a transmission link. Efficiency in
distributed tasks is then associated with a delicate
balance of object granularity in data transmission. In one
side, large objects imply in long latency, wasting
processing time. Small objects attach huge overheads
Fig.ll: Observer stemrning from serialization and connection times. One
possible solution is to use pipeline techniques, where
The architecture described implements a distributed task execution overlaps with block transmission. A
consumer/producer [8] system. Its conception was based distributed design pattem, called buffered iterator [9] can
on object-oriented techniques. These techniques ensure provide the logic necessary to this pipelined operation.
the encapsulation of the functionalities of producers and
consumers. .Moreover,. this ar~hitecture. is applicable 5.3. Representation and Data Transfer
both to the lmplementatlo~ of slmple I.OglC, such as the The intemal layout model representation is highly
one .u~ed, and to the lmplementatlOn of complex effective for locality algorithms, due to its bidimensional
heunstlcs. indexing. However, as a complex, finely fragmented
object, it represents a hindrance to efficient serialization
5. Assessment and subsequent transposition to a remote or aItemative
representation. From this point of view, CIF [10] is a
5.1. XML description of design rules more compact representation where intemal fine grain
Design rule description in XML requires the creation of structure [11][12][13][14] is described as rectangles or
a new dialect, capable of detailing mask constraints. The closed polygonal paths. This should be a more economic
proposed dialect is flexible enough to cope with language for serialization and data transfer. Moreover,
technology changes and support processing instructions since most algorithms can be reduced to a linewise
for new DRC algorithrns. Changes in the aIgorithrn may vertical scan, only a small horizontal band of the circuit
require the creation of new elements, mapping layers, needs to be exploded into a full-fleshed indexed
tasks or rules. structure. The rest of the circuit can be stored in the more
The XML rules description implies a script directing the compact CIF representation, either in memory or in disk.
verification algorithrn execution. Direct interpretation of CIF can also be represented in an equivalent XML
this script determines the flow of verification tasks to be format. The advantage is as faster conversion across
executed. Parallelism extracted from the script relies representations. Scanning aIgorithms can be pipelined
exclusively on the implicit dependency graph established with a parser that may source XML either from local or
by the stated rule checking sequence. This simple remote storage. A roIling horizontal band is being
strategy may not suffice for an optimized distribution of generated alongside script parsing and discarded as scan
tasks. The XML description can be enhanced with tags line advances. This might aIso be an option for data
explicitating a required strategy for task control. A distribution as the internal structure can be encoded in a
pipeline leveI tag may be added to force the execution of higher-Ievel dense representation. A drawback is that,
rules at a certain dependency leveI. LeveI 0 describes XML being a verbose text format, representation length
process layers that has no dependencies. LeveI 1 is of serialized streams can be several times bigger than the
assigned to layers depending on layers and tasks equivalent binary. One extra filter can be interposed to
pertaining to leveI 0. LeveI 2 are tasks depending of at apply a compression/decompression encompassing
least of one task at leveI 1 and so forth. Task sharing the transmission. Compression processing is another
same pipeline leveI tag can execute in parallel. Task can overhead that should be taken into account. Portability,
then be promoted to later dependency levels by easy parsing of XML must be pondered against verbosity
incrementing their tags in the script, to take into account and extra leveI processing to assess the economic
a different scheduling strategy. advantages and disadvantages of such approach.
5.2. Distributed data considerations
Distributed DRC execution implies data exchange 6. Conclusion
between remote executing tasks. Starting a new task may This paper described the architecture and design of a
depend on a existing or pending layer situated in a Distributed Object-Oriented Design Rule Checker
remote machine. Layer data transport may impose a (DRC), focusing on the methodology employed to
severe overhead on overaIl execution, since network implement such distributed application.
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